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Schottky contacts on n-I%.,,G%.4,As have been made by metal deposition on substrates cooled 
to a temperature of 77 K. The current-voltage and capacitance-voltage characteristics showed 
that the Schottky diodes formed at low temperature had a much improved barrier height 
compared to those formed at room temperature. The Schottky barrier height 4B, was found to 
be increased from -0.2 to 0.60 eV with Ag metal. For the low temperature diode, the saturation 
current density, Jo, was about four orders smaller than for the room temperature diode. Deep 
level transient spectroscopy studies of n-InGaAs low temperature diodes exhibited one electron 
trap located at EC-O.23 eV. This trap level was identified as a bulk trap. 
The ternary alloy III-V compound semiconductor 
I%.,,G%.,,As has a direct band gap with E,=O.75 eV at 
room temperature and its lattice constant matches that of 
InP. n-In,,53G%.4,As has been widely used in high speed 
and optoelectronic devices because of its high electron mo- 
bility and high saturation velocity. It has been found, how- 
ever, that the conventional Schottky barriers on n-InGaAs 
yield low barrier height (4B= -0.2 eV> hindering the re- 
alization of good Schottky devices. For this reason, several 
approaches have been made to enhance the Schottky bar- 
rier height on n-InGaAs using chemical passivation with 
su&r, intentional surface oxidation, ion-implantation, and 
highly doped p ‘-InGaAs interfacial layer, and use of a 
heterolayer such as InP.lm5 
Recently, a cryogenic process to fabricate stable, high 
quality, and high barrier height Schottky contacts to n-InP 
has been developed.6 This low temperature (LT=77 K) 
processing provided a simple way to greatly enhance the 
Schottky barrier height for Pd/n-InP up to 0.96 eV. The 
improvement in 4B might be attributed to much more uni- 
form metal atom coverage on the InP surface and reduced 
intermixing of metal, In and P. The phosphides formed at 
low temperature could also be considered as an insulator- 
like structure yielding a high barrier height.’ 
In this work, this low temperature deposition process 
is applied to improve Schottky barrier height on n-InGaAs 
Schottky diodes. Contacts formed at room temperature 
(RT= 300 K) and low temperature are studied by current- 
voltage (I-V) and capacitance-voltage temperature ( C-V- 
T) measurements to estimate the characteristic parameters 
in the LT diodes. Deep level transient spectroscopy 
(DLTS) studies were conducted on the simple metal/n- 
InGaAs(MS)LT diodes which were never previously re- 
ported due to the large leakage current of usual diodes. 
Figure 1 shows the diode structure. The Schottky di- 
odes used in this study were fabricated on 1.0 pm thick 
n-InGaAs epilayers with three different free-carrier con- 
centrations of 1 x 10” crnm3 (called Sl in this letter), 
1 X 10’” cmW3 (S2), and 5X 1015 cmW3 (S3) grown on an 
n+-InP substrate. Samples Sl and S2 were grown at IBM 
by molecular beam epitaxy (MBE). Sample S3 was grown 
at Institut fiir Schicht -und Ionentechnik (ISI) by met- 
alorganic vapor phase epitaxy (MOVPE). The diode fab- 
rication consisted of three steps; i.e., ohmic contact on the 
back of the substrate, native oxide removal from the front 
of the InGaAs layer by chemical etching, and Schottky 
contact formation with the substrate cooled to low temper- 
ature. First, the samples were sequentially cleaned by 
trichloroethylene, acetone, methanol, and de-ionized wa- 
ter, and then blown dry with nitrogen gas. The ohmic con- 
tact was formed on an n+-InP substrate by evaporating 
Au:Ge/Ni and alloying by rapid thermal annealing 
(RTA) at 360 “C for 10 s. A proximity cap was also used 
to protect the front surface during the annealing process. 
The native oxide on the front surface of the sample was 
then removed by wet chemical etch with H,S04 solution 
(H2S04:H202:H20= 1:l:lOO) for 60 s. After the samples 
were rinsed in de-ionized water and blown dry with nitro- 
gen gas, they were quickly loaded into an evaporator. 
Schottky metals Au or Ag, 1000 A thick, were deposited 
on the n-InGaAs layers at a substrate temperature of 77 K 
under a high vacuum of 3~ lo-’ Torr. The low tempera- 
ture was achieved by continuous liquid-nitrogen flow into 
Au:Wi 
Au:Ge/Ni 
Au:GdNi 
FIG. 1. Diode structures showing doping and thickness. 
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FIG. 2. I-V plots for metal/n-InGaAs diodes prepared at room and low 
temperature. 
the sample holder and monitored with a chromel-alumel 
surface mounted thermocouple. Surface passivation using 
P2S5/(NH4)$“* was tried for some samples to examine 
whether the chemically passivated diodes with cryogenic 
processing can have good Schottky characteristics. For this 
sulfur passivation on n-InGaAs, the samples were im- 
mersed into P,S,/( NH,),S solution (0.03 g/ml) for 30 
min right after acid etching. After the 0.8 mm2 diodes were 
taken out, the surface was blown dry with nitrogen. The 
1-V and C-V-T characteristics of the diodes were measured 
from 100 to 300 K in an auto data acquisition cryogenic 
system. The DLTS measurements were performed in a Po- 
laron DL4600 deep level spectrometer system with temper- 
ature from 100 to 380 K. The reverse bias was kept at 
-0.5 V while the filling pulse was changed from 0 to 0.4 V 
to distinguish the bulk and interface traps.’ 
Figure 2 and Table I show the room-temperature 
current-voltage (I-V) characteristics for RT and LT di- 
odes. The device behavior is clearly dependent on the sub- 
strate temperature, the choice of metal, and free carrier 
density. For the RT diodes, the I-V characteristics look 
almost ohmic due to their low Schottky barrier height. For 
LT diodes, however, higher barrier heights, #B, calculated 
from Eq. ( 1) were obtained: 
4B= (kT/q) ln L4*T2/Joh (1) 
where A*= 5.04 A cmp2 KF2 is the Richardson constant 
of n-InGaAs, and Jo is the saturation current density, de- 
termined from the J-axis intercept at V=O of a straight 
line extension from the linear portion of forward I- V data. 
The ideality factor, n, was determined from the forward 
current characteristics using the relation 
For Au/n-InGaAs LT devices (Sl-3), 4B and n were 
found to be 0.47 eV and 1.50, respectively. For Ag/n- 
InGaAs devices (Sl-2), +B and n were found to be 0.51 eV 
and 1.68, respectively. The high value of n may be due to 
an ultrathin amorphous layer at the interface to give MIS- 
like behavior. Compared with the RT diode, the reverse 
leakage current density of the LT diode was reduced by 
three orders. The reverse breakdown voltage of around 
1.5-2.0 V was measured on both Au and Ag/InGaAs LT 
diodes. Ni, Cr, Pd, and Al were also tried as a barrier 
metal, but no big improvement of barrier height was ob- 
served. Chemically passivated Ag/InGaAs LT diodes 
(Sl-4) showed +B of 0.55 eV and an ideality factor of 1.40. 
Even though those passivated LT diodes were found to be 
unstable during the test, compared with plain LT diodes, 
the reverse breakdown voltage was improved to 3.0 V and 
reverse leakage current was one order lower. The instabil- 
ity of the passivated LT diodes could be attributed to a 
sulfur crust on the surface of the InGaAs. In spite of the 
improved barrier height, all LT diodes fabricated on Sl 
showed high reverse leakage current due to relatively high 
doping density leading to a large tunneling component of 
reverse bias current.““’ Sample S2-2 showed similar for- 
ward I-V characteristics to Sl-2. A small improvement of 
breakdown voltage V,, to -3 V and reverse current den- 
sity at - 1  V to 10M2 A cm-’ was observed. The best I-V 
characteristics were shown for Ag/n-InGaAs LT diodes 
fabricated on substrate S3. The barrier height +B and an 
ideality factor n for S3-2 were 0.60 eV and 1.16, respec- 
tively. The breakdown voltage Vbr of S3-2 was also much 
improved to a value of more than - 6 V. The reverse leak- 
age current was greatly reduced and no soft reverse current 
characteristic was observed for this device. The current 
TABLE I. A summary of electrical characteristics for RT and LT diodes. 
ND JR at - 1 V 
Sample* RT/LT Metal (cm-‘) n (A cm-*) 
Sl-1 RT Au 1 X 10” . . . . . . . . . . . . 
Sl-2 LT Ag 1 x 10” 0.5 1 1.68 1.5-2.0 6.2~ lo-’ 
Sl-3 LT Au 1 x 10” 0.47 1.50 1.5-2.0 1.5x 10-I 
Sl-4b LT ‘b 1 x 10” 0.55 1.40 -3.0 5.0x 10-3 
S2-1 RT Ag 1 x lOI .*. . . . . . . 
s2-2 LT Ag 1 x 10’6 0.54 1.57 -3.0 1.0x 1o-z 
s3-1 RT Ag 5 x 10’5 . . . I.. . . . . . . 
S3-2 LT Ag 5x 10’5 0.60 1.16 -6.0 8.7X 10-5 
s3-3 LT Au 5 x lOIS 0.50 1.57 -3.0 5.0x 10-J 
‘Substrates Sl and S2 have an epitaxial layer grown directly on an InP substrate. Substrate S3 has buffer layers between InGaAs and InP substrate. 
bA sulfur passivated LT diode. 
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FIG. 3. Temperature dependence of zero-bias barrier heights for the 
Ag/InGaAs LT diodes (Sl-2 and S3-2). 
density difference at a reverse bias of - 1 V between a RT 
diode (S3-1) and a LT diode (S3-1) was more than five 
orders. It is also interesting that for all LT diodes, Schottky 
barrier height and reverse current characteristics were bet- 
ter with Ag compared to Au. 
The barrier heights from 1 MHz capacitance-voltage 
(C-v> measurement were in close agreement with those 
from 1-Y measurement, differing, in part, due to a differ- 
ence in frequency between the two methods. The effective 
barrier height was calculated from 
$B= Vi+ g+ kT/q, (3) 
where Vi is the built-m potential, and 6 is the potential 
difference between the Fermi level and the conduction 
band edge. From Eq. (3)) the Schottky barrier heights of 
AgYInGaAs LT diodes Sl-2 and S3-2 at 300 K were de- 
termined to be 0.56 and 0.60 eV, respectively. Capacitance- 
voltage-temperature (G V-T) characteristics were also 
measured for Sl-2 and S3-2 in the temperature range of 
100-300 K. Good linearity was shown over the entire tem- 
perature range at reverse bias less than 1.5 V, and further 
confirms a high quality junction. Temperature dependence 
of zero bias barrier height $80 is described by 
40=40+W, (4) 
where $s is the barrier height at zero temperature and zero 
bias, and /? is the temperature coefficient of zero bias bar- 
rier height. the values of $Bo versus temperature are shown 
in Fig. 3. The experimental values of 4Bo fit well to Eq. (4) 
with 9c= 1.03 eV and fi= 1.53X 10m3 eV K-’ for Sl-2, 
and $o= 1.25 eV and p=3.75X 10m3 eV K-’ for S3-2. 
DLTS measurements were conducted on samples S3-2 
and S3-3. Figure 4 shows a DLTS curve for sample S3-2 
using -0.5 V reverse bias and 0.2 V filling pulse height. 
For the sample S3-2, one dominant peak was found in the 
temperature range of 100-380 K. This electron trap was 
located at EC-O.230 eV. It had a trap density of 1.1 X 1014 
cmw3 and a capture cross section of 1.58 X lo-l9 cm2. This 
trap can be identified as a bulk trap because its DLTS peak 
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FIG. 4. A DLTS curve for the sample S3-2. 
did not shift with change of the filling pulse height.’ For 
sample S3-3, a similar DLTS feature was observed. The 
activation energy, trap density, and capture cross section of 
the electron trap were found to be 0.232 eV, 2.0~ lOi 
cm -3, and 2.13 X lo-*’ cm2, respectively. We could not 
obtain good DLTS data on the other samples due to high 
leakage current. 
In conclusion, low temperature metal deposition pro- 
vides a simple way to improve the Schottky barrier height 
on n-Ines3Gae.47As. From 1-V and C-V measurement, the 
LT diode with Ag metal exhibits an enhanced barrier 
height +B of 0.60 eV which is increased from -0.2 eV for 
the RT diode. This low temperature process also makes it 
possible to measure DLTS spectra. A bulk electron trap for 
LT diodes is found and its activation energy is - -0.23 
eV. The improvement in 4B and reverse leakage current 
with LT metal deposition could be attributed to the uni- 
form metal coverage on the InGaAs surface and the for- 
mation of an amorphouslike structure instead of an alloy 
layer at the metal-semiconductor interface. 
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